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The function of a Content-Addressable Memory (CAM) is to efficiently search the 
information stored in the memory, by using hardware rather than software with a 
corresponding improvement in searching speed. This hardware allows a parallel search 
by matching the data stored in memory to a search key rather than sequentially search-
ing address by address as is done in a Random Access Memory. Although existing 
CAMs are more efficient in finding relevant information than RAM, there are additional 
improvements that can be made to further improve its efficiency. For example, 
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previous CAMs use a word parallel searching scheme that can only identify exact 
matches. To find the best (closest) match, previous CAMs had to use bit serial 
approaches. Although still more efficient than RAM searching, these CAMs were lim-
ited by the word size (bit width) of the memory. Responding to this inefficiency, the 
CAM described in this thesis improves best-fit searching by using analog design in 
combination with digital design. This design retains a mismatch line to collect the 
result of the comparison of each bit of a word which is decoded by a simple flash A/D. 
This means that after a single operation the best-fit plus all words with zero to three 
bits of mismatch, are determined. This word/bit parallel searching makes this CAM 
more efficient than existing CAMs. The best-fit function of this CAM is good for data-
base retrieval, communications and error correction circuitry. By using the high speed 
searching and the inexact match feature, this CAM also provides efficient sorting and 
set operations. The accumulated searching time is shortened when compared to regular 
CAM and RAM. The inexact CAM in this thesis is designed using mixed 
analog/digital design in a 2~ CMOS technology. 
SMART MEMORY : AN INEXACT CONTENT -ADDRESSABLE MEMORY 
by 
JACK LEE 
A thesis submitted in partial fulfillment of the 
requirements for the degree of 
MASTER OF SCIENCE 
in 
ELECTRICAL AND COivfPUTER ENGINEERING 
Portland State University 
1993 
PORn.AND STATE UNIVERSfTY LIBRARY 
TO THE OFFICE OF GRADUATE STUDIES: 
The members of the Committee approve the thesis of Jack Lee presented February 
12, 1993. 
W. t<obert Daasch, Chair 
_......., 
'- '-· 
Michael A. Dnscoll 
 
Pah I. Chen 
APPROVED: 
Rolf Schaumann, Chair, Department of Electrical Engineering 
, Vice Provos( for Graduate Studies and Research 
ACKNOWLEDGEMENTS 
I am very thankful to my parents. They give me strongly support and encourage-
ment during my graduate study. Their love creates my energy to work and study hard. 
I would like to thank Dr. Robert Daasch, my advisor and friend. His brilliant gui-
dance and patient encouragement helps me to succeed in my study. 
I would also like to thank my roommate Wen-Tsung Yen and his brother Wen-
Tzu Yen for their enthusiastic help of my experiment. By their help to connect the leads 
of my experiment integrated circuit chip, it becomes possible to finish my entire test. 
Thanks to my friends and the faculty and staff of the Electrical Engineering 
Department for their friendly support and encouragement in many ways. 
TABLE OF CONTENTS 
ACKNOWI..EOOEMENTS ................................................................................................ iii 
LIS"f OF TABLES .................. ..... .. .. ..... .... .. .... ............................. ...... ............. ... .. .. ............. vi 
LIS'I' OF FIGIJRES ............................................................................................................ vii 
CHAPTER PAGE 
I IN'IRODUCfiON ...................................................................................... 1 
n 
PuiJX>se ........................................................................................... .. 
Communication ............................................... ......... .... . .. .. .. .. .. ... .. .. .. 2 
Set O~rations .................................................................................. . 
Thesis Overview .............................................................................. . 
DESIGN .................................................................................................... .. 
4 
5 
7 
Basic Ideas of the Design .......................... ...................... ................. 7 
CAM Array....................................................................................... 9 
Mismatch Detector .... .. ..... .... .......................... ....... .. .... .. ........... ......... 10 
Priority Resolver ....... .................... ...... .................. ...... .. ......... ........... 10 
Summary........................................................................................... 13 
ill CIRCUITS SCHEMA TIC AND NETLISTS ............................................. 16 
CAM Array ...... ..... .. .... .. ..... ......... .... ................. ... .. .. .. .. .. ... . . .. .. .. ... .. .. .. 16 
Mismatch Detector .. .. .. ....... .... ..... .. ...... ... .. .. .. .. ........... .. .. ... .. .. .... ... .. .. .. 23 
Priority Resolver ... ...... ............................... ...... ... .. .. .. .. .. ..... .... .. ... .. .. .. 29 
Whole Chip .... ..... .. .. .... .. ....... ............................ ..... .. .. .. .. .. . . . .. .. . . . .. .. .. .. 33 
Summary........................................................................................... 37 
IV EXPERIMENT RESULTS ..................................................................... .... 40 
v 
Test Orcuit ...... ....... ...... ..... .... ....... .. ......... .... .... ... .. .... .. ..... .... ....... .. .. . . 40 
Match Line Voltage .......................................................................... 43 
Invert Voltage of the Mismatch Detector......................................... 43 
Function of the Priority Resolver ... .. ......... .. .. .. ... .. .. .. .. .. . .. .. .. .. .. ... .. .. .. 45 
SJ>ee(J ................................................................................................. 47 
Cutrent .............................................................................................. 53 
Summary........................................................................................... 53 
V CONCLUSION AND FUTURE WORK ................................................... 55 
REFERENCES ...................................................................................................... ............. 58 
APPENDIX .......................................................................................................... ............... 59 
TABLE 
I 
II 
LIST OF TABLES 
PAGE 
An Example of tlle Set Operation .. .. .. .. .. ..... .. .. .. .. ....... .. .. ... .. .. .. .... ... .... .. .. ... .. .... 5 
Simulation Results of the Voltage Level on the Match Line ......................... 19 
III Three Operating Regions for a Generic MOS Transistor ............................... 20 
IV Binary Code for the Number of Mismatched Bits .......................................... 24 
V Match Line Voltage Simulated at Four Operation Frequencies...................... 29 
VI I/0 Port Arrangement of the lAM Chip ... .. .. .. .. .. ... .. .. .. .. ... .. .. .. .. .. ... .. .. .. .. ... .... .. 3 8 
VII Experimental Results of tlle Match Line Voltage for 16 Search Keys .. ... .... .. 45 
VIII Experimental Results of the Invert Voltage of the Mismatch Detector ... .. .. . . 46 
IX Experimental Results of the Noise Margin of the Flash AID ......................... 46 
X Experimental Results of tlle Hit Finder Circuit .............................................. 47 
XI Experimental Results of the Pass Control Circuit . .. .. .. .. .. . .. .. . . .. .. .. . .. .. .. .. ... .. .. .. 49 
FIGURE 
1 
2 
3 
4 
5 
LIST OF FIGURES 
PAGE 
A general communication system. . .. .. .. .. ... .. .. .. .. .. ... .. .. .. .. ... .. .. .... .. ... .. .. .. .. ... .. .. .. 2 
A communication example with noise in channel. .......................... ............... 3 
Venn diagram of the Hamming sets 0,1,2,3,>3. ............................................. 4 
Block diagram of major subsystem of lAM. .. .. .. ... .. .. . . .. ... .. .. .. .. .. ... .. .. .. .. .. . . . .. . . 8 
I/0 ports of the three major subsystems of lAM. ...... .. ......... .. .. .. ....... .. ..... .... .. 8 
6 Schematic of a static CAM cell. . ... ...... ..... .. .. ...... ......... .. ....... .. .. .. ... .... .... ... .... .. 9 
7 Block diagram of the subcells of the priority resolver. . ... .. .. .. .. .. ... .. .. .. .. .. . . . . . . . 11 
8 Comparison of ripple and tree structures for a priority resolver. ................... 12 
9 I/0 map for the Hit finder cell. ..................................................................... 13 
10 I/0 map for the Pass control cell. ................................................................. 14 
11 The 16 inputs tree structure of the Pass control circuit. ............................... 14 
12 Floor plan of the priority resolver for lAM chip. ........................................... 15 
13 Building block for a typical CAM cell. . ... .. .. .. . . .. ... .. .. . . .. ... . . . . .. .. .. ... .. . . .. . . ... .. .. .. 17 
14 The multivalue logic search circuit for the lAM. ........................................... 18 
15 Transistor size for a multivalue logic search circuit. ...................................... 19 
16 Layout of a CAM cell. . .. ... . . .. .. .. .. .. . .. . . .. .. ... .. .. .. .. ....... .. .. .. ... .. .... .. . . ... . . .. .. .. ..... .. .. 20 
17 The saturation region of the transistors in the search circuit. . .. .. ... .. .. .. .. ... ...... 21 
18 Schematic of a flash AID converter. .. .. .. ... .. .. .. .... ... .. .. . . .. ... .. .. .. .. .. ... .. .. .. .. ... .. .. .. 24 
19 Karnaugh maps ofLSB and MSB of the mismatch detector. ........................ 25 
20 The final circuit for the AID converter. . ... .. .. .. .. .. ... .. . . . . .. ... .. .. . . .. .. ... . . .. .. . . ... . . .... 25 
21 The operating voltage of the CAM array and the mismatch detector. .. ....... .. 26 
22 Simulation results of the AID converter. ............... ........ ............. ......... ......... .. 26 
viii 
23 Predict multi value logic binary output levels of match line. ........... .. .. ..... ...... 27 
24 The match line voltage operation at 1 MHz. ...... ......... .. ..... .. ...... ..... .. ....... .. .... 27 
25 The match line voltage operation at 6 MHz. .. .. .. ... .. .. .. .. . .. .. .. .. .. .. ... .. .. .. .. ... .. .... 28 
26 The match line voltage operation at 7 MHz. .. .............. .... ................. .. .. ... .. ... . 28 
27 The match line voltage operation at 8 MHz. ...... .............. .... ............. ............. 29 
28 Circuit schematic for the Hit finder subcell. ................................................ 30 
29 Layout of a Hit finder cell. ........................................................................... 31 
30 Circuit schematic for a four word Best finder subcell. ................................. 32 
31 Circuit schematic for 1 bit of the Pass control subcell. ...... .. .... .................... 33 
32 Circuit schematic for 4 bits of the Pass control cell. ................ ....... .... ......... 34 
33 Layout of the Pass control cell. ..................................................................... 35 
34 floor plan of the lAM chip. ............................................................................ 36 
35 Photomicrograph. . . . .. .. . . . . ... . . . . .. .. . . . ... . . .. .. .. . . . .. .. . . .. .. . .. .. .. .. .. ... .. .. .. . . .. .. . .. . . .. . . ... . . .. . . 39 
36 Block diagram of the lAM test circuit. .. .. .. . .. .... .. ... . .. . .. .. ... .... .. .. ..... .. . ... ..... ...... 41 
37 Photograph of the lAM test circuit. .............................. ·.................................. 42 
38 Experimental result of the match line and invert voltage. ...... ....... .. .. .. ........... 44 
39 Measured Voltage level on the match line. .. .. .. .. ... . . .. .. .. .. . .. .. .. .. .. ... .. . . .. .. ... . . .. . . 50 
40 Measured Voltage level of MSB(Top) and LSB(Bottom). ............................ 50 
41 Predict multivalue logic binary output levels of match line. .... .. ..... .... .. ......... 51 
42 Measured voltage on a match line operating at 2 MHz. ........... ............. ......... 51 
43 Measured voltage of MSB(Top) and LSB(Bottom) operating at 2 MHz. ...... 52 
44 Measured voltage on a match line, MSB and LSB (Top-Down) at 3 MHz. .. 52 
45 The match line voltage simulated at 3 MHz and connecting 7pF. .... ....... .... .. 53 
CHAPTER I 
INTRODUCTION 
PURPOSE 
A memory system, which can rapidly choose the stored item that most closely 
matches a given input, is useful in communications, signal processing and artificial intel-
ligence [1]. An earlier approach that performs this function, the Pipelined "Best Match" 
Content-Addressable Memory (CAM) [2], used a pipelined CAM memory circuit to do 
this function. Another approach is the Versatile Data String-Search VLSI [3] which used 
a finite-state machine logic. 
For the pipelined match approach, the actual time from input to output is a linear 
function of the pipeline length because the input has to be propagated to the output 
through all of its words. The finite-state machine logic approach takes more than one 
operation to get the match result. If we design a CAM system which can find the match 
result in one operation and if we can reduce the ratio of the propagation time over the 
number of words, then we can use the CAM to do a faster search. 
The Inexact CAM (lAM) is the memory system designed to achieve this goal. 
This lAM has been designed, fabricated and tested. The design and test are described in 
later Chapters. In this Chapter, I will introduce the lAM by using two examples. One 
example uses the lAM to do the error detection and correcting for communication. The 
other example is using the JAM to do set operations since the CAM is the ideal medium 
to implement sets in the same way RAMs are ideal to implement arrays [ 4]. 
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COMMUNICATION 
Data transmission plays an important role in communications. One can easily 
imagine the consequences of errors on telemetry, or remote control signals for mainte-
nance a satellite in space, or the inconvenience due to errors in compressed picture 
transmission. However the transmitted data are often corrupted by various sources of 
noise (errors). The noise may be human error, lightning, thermal noise, imperfections in 
equipment, etc., and may result in error so that the data received is different from that 
sent. Error-correcting codes are designed to encode the data, by adding a certain amount 
of redundancy to the message, so that the original message can be recovered if errors 
have occurred. Error-correcting codes are used in several domains such as satellite chan-
nel transmissions, magnetic recordings and compact disks. High speed transmissions and 
high density recording need a strong protection against errors. A general communication 
system is shown in Figure 1. The message is encoded by the encoder which adds some 
number of bits to the message to help the error detection. When the decoder receives this 
message, the error will be detected and corrected by the decoder if it is correctable. 
Thus, the system transfers messages in a reliable way. They are many ways to compose 
a reliable message. We can transfer the same message three times and compare these 
three received result to find out the correct one by statistics. The high quality equipment 
can reduce the chance of error but it may be very expensive. To transfer the same mes-
sage many times increases the transfer time for each message. By using an error correc-
tion system, a message will be transferred only once. 
Message Noise Received Decoded 
Figure 1. A general communication system. 
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An example is shown in Figure 2. A message 'YES' is to be sent to the user. The 
encoder codes a 'YES' by '00000' and a 'NO' by '11111'. If there are two errors during 
the transfer, a possible received message would be '01001 '. The decoder can correct the 
error by using this '01001' as a search key to search the codes '00000' and '11111' to 
find out the code with the best match. The best match vector will be '00000'. The user 
then gets the corrected message 'YES'. The best match feature of lAM makes it useful 
in this correction system. 
Noise 
, 
Message f-..;. Encoder f-..;. Channel --;;... Decoder ~ User 
YES=OOOOO o 1 oo 1-ooooo 
YES 01001 YES 
NO =11111 OOOOO=YES 
Figure 2. A communication example with noise in channel. 
In an error correcting communication system, a binary code is transferred. Each 
of these binary codes has two parts, information code and redundancy code. The informa-
tion code is the original information to be transferred. The redundancy code is the code 
to be added in the communication process to create the error correcting ability for the 
communication. Technically, the redundancy code is added to enlarge the distance 
between these information codes. The distance between two _binary codes is the total 
number of bits that differ between them. This additional distance provides increased error 
tolerance for each code than what it had before. It also increases the number of the 
redundancy codes and takes additional time to transfer it. The increased code distance 
also increases the error correcting ability. The balance between the code transfer time 
and the error correcting ability depends on the way it is encoded. There are many ways 
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to encode a message. The Hamming code [ 5] and the Golay code [ 6] are two examples. 
The lAM can correct single, double or triple errors for an error correcting com-
munication system in one operation by its ability to find one, two and three bits 
mismatch. This characteristic makes the lAM attractive application in communication. 
SET OPERATIONS 
Using the idea of 'distances' from the previous section, a picture of a set can be 
imagined as in Figure 3. Each specific distance represents a subset. A subset can be 
defined as the distance between search key and elements. A distance of '0' means this 
element exactly matches the search key. 
distance> 3 (stance =0 
. 
u 
Figure 3. Venn diagram of the Hamming sets 0,1,2,3,>3. 
The distance can be defined by a tag of each element or by the element itself. For 
example, the error correcting is one use that operated the distance of the element. Here is 
an example that operates the distance on the tag of each element. Define the universe 'U' 
as 'living things' and '00000000' is its code. Its subset could be defined related to each 
tag as in Table I. If we search the living things with the distance equal to one, we can get 
horse, cow, dog and cat. The spider and ant could be retrieved by a search of living 
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things with the distance equal to three. 
A design objective for the lAM is word/bit parallelism which means all bits and 
all words in the memory are processed in one operation. For example, in a RAM of 1K 
by 16, a search for the words with two bits of mismatch takes 16000 operations for the 
worst case because it is a word/bit serial search. It takes 225 operations for a regular 
CAM if it has no accumulator. If a regular CAM has accumulator, it takes 16 operations 
because a regular CAM doing a word parallel/bit serial search. In the lAM, this search 
only take one operation because this lAM processed word/bit parallel. All bits and all 
words are processed in one operation. 
TABLE I 
AN EXAMPLE OF THE SET OPERATION 
Tag Elements Distance -subset 
00000010 horse 1 1 
00010000 cow 1 1 
00101000 tulip 2 2 
01110000 spider 3 3 
01000110 ant 3 3 
01100000 violet 2 2 
00001100 grass 2 2 
00100000 dog 1 1 
00000100 cat 1 1 
00110110 bacteria >3 4 
i 01010011 snake >3 4 
THESIS OVERVIEW 
The lAM described in this thesis provides a single operation inexact match func-
tion and includes the exact match function of a regular CAM. The lAM is designed to 
find one, two or three bits of mismatch to the search key. A mixed analog/digital circuit 
design is used to minimize the circuit size. In the next Chapter, the design of the Inexact 
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CAM is introduced by using function blocks. The circuit of each block is described in 
Chapter III. Test results of this Inexact CAM is in Chapter VI. 
CHAPTER II 
DESIGN 
This Chapter introduces the design of an inexact CAM. The ability to decode 
levels of mismatch during a search operation is the unique feature of this CAM. To 
approach this feature, the lAM will be designed to have the following functions: 
• It can search the words with an exact match to the search key. 
• It can search the words with one, two and three or more bits' mismatch to the 
search key. 
• It can search the word which is the nearest match to the search key. 
• It can do all of the above in one operation. 
• It can report the search results sequentially or as a parallel words. 
The circuit will be constructed from three subsystems that are introduced in the 
following sections. An overview of this lAM design describes the relationship among 
these parts. 
BASIC IDEAS OF THE DESIGN 
A CAM Array is needed to store words. After a search key is applied to this 
CAM, we need a Mismatch Detector Circuit to identify the number of mismatched bits 
for each word of the CAM Array. We also need a Priority Resolver Circuit to do the 
inexact match functions after we get the number of mismatched bits of each word from 
the Mismatch Detector. The last circuit we need is a circuit which can find the best 
matched word. This circuit is included in the Priority Resolver Circuit. All these three 
subsystems are the main points of the inexact CAM design as shown in Figure 4. 
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CAM MISMATCH PRIORITY 
ARRAY DETECTOR RESOLVER 
----------
Figure 4. Block diagram of major subsystem of lAM. 
In Figure 5., information is written into the CAM Array by the control 
Word select and Data I /0 ports. When a search key is applied, the CAM Array passes 
the mismatch information of each word to the Mismatch Detector. The command 
Search start enables all of the Match lines. The Mismatch Detector decodes the 
mismatch information of each word from Match line into a binary code. These binary 
codes represent the numbers of mismatched bits of each word and are passed to the Prior-
ity Resolver. 
r---------------------------------------1 
Data 1/0 and 
Instruct" d Search key 
is -1v 1 {2 
Analog Binary 
CAM results MISMATCH results PRIORITY Hit 
/ / / 
ARRAY "g DETECTOR / - RESOLVER / 
16 8 
The Mixed Analog/Digital Inexact Match Circuit 
Figure 5. 1/0 ports of the three major subsystems of lAM. 
There are three subcircuits in the Priority Resolver. The first subcircuit , 'Mark', 
finds the words that meet the specific requested mismatch number from the 
Search type command. We give this circuit the name Hit finder. The second subcir-
cuit of the Priority Resolver gets the result from Hit finder and pass one or all marks to 
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its output according to the Search type command request. We call this circuit a 
Pass control circuit. The last subcircuit of the Priority Resolver finds the smallest 
number of bits mismatched to the search key from all these mismatched number. This 
circuit is called Best finder. We will continue the discussion of these three blocks of 
Figure 5 in the following section. 
CAM ARRAY 
The CAM array is a two dimensional grid of static memory CAM cells. Figure 6. 
illustrates a basic CAM cell with static memory. Because the lAM circuit design is 
focused on the special function, inexact match, the function of a basic CAM cell will be 
described briefly. 
key; 
match linej 
WS· 1 
match .. Jl 
memoryji 
Figure 6. Schematic of a static CAM cell. 
key; 
A bit of information is stored in a static memory cell that is selected by 
Word Select (WS1 ). The comparison is implemented with a pass-transistor XOR gate 
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and matchj is evaluated by a NOR of the matchji of each of the CAM cells of word j. A 
pull up for the NOR is not included in Figure 6. After we put the CAM cell together in a 
two dimensional array, we get a CAM array. In this test model, the CAM array will be 
eight words of four bits each. 
If we select the suitable size (W!L) pull up for the match line and let the matchji 
bit pull down only part of its voltage, we can get the number of miss bits by final voltage 
divided level on the match line. By this mixed analog and digital design, we store addi-
tional information on one wire. This means that the number of wires can be reduced. 
For most integrated circuit designs, we prefer additional transistors instead of additional 
wires. 
MISMATCH DETECTOR 
The second part is the Mismatch Detector which converts the match line voltage 
level into binary code that indicates the number of mismatched bits. In this experiment, 
Mismatch Detector can detect zero, one, two or three bits of mismatch for each word. So 
the converted binary code of each word needs two bits to represent the number of 
mismatched bits. 
PRIORITY RESOLVER 
There are three subcircuits in Priority Resolver. They are Best finder, 
Hit finder and Pass control. The first subcircuit, Best finder, inputs the binary codes 
from Mismatch Detector and selects the best match to the search key from all words in 
the memory. The second subcircuit, Hit finder, compares the binary codes from 
Mismatch Detector to the user's instruction code that selects the hits for this comparison. 
Every hit will assert high on the output, Hitj line, of the Hit finder. Whenever the user 
wants to find the best matched word, the result of the first circuit, Best finder is used 
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instead. The third subcircuit, Pass control, selects the highest priority or all of the hits 
to the output port of the Priority Resolver. 
Figure 7 shows a simple example of how these three subcircuits work together. 
The binary codes from Mismatch Detector are passed through the Best finder and the 
Hit finder. In this example, the output of the Mismatch Detector is shown on the left. 
The Best finder selects the one bit mismatch '01' and forwards this to the Hit finder. 
The user instruction selects two bit mismatches from the input which is requested to 
identify the highest priority for a final output of the Priority Resolver '1000'. 
Number of bits mismatched 
from the mismatch detector 
~ Instruction: 
Find10 
Instruction: 
Select highest 
~·········································r···············r·······································r···············; 
o1r 
10 ~ ~ 1 
11 ~ Best Hit 0 Pass - .. 
01 ~ finder finder 0 control 
10 ~ 1 
: .................................................................................................................... : 
Figure 7. Block diagram of the subcells of the priority resolver. 
1 
0 
0 
0 
Now we want to choose a circuit structure for the Priority Resolver. Any circuit 
that has to compare results between words includes a propagation time. The Priority 
Resolver has such a compare function and we have to choose a circuit structure that lim-
its propagation time. Considering the possibilities of a ripple or a tree structure as Figure 
8, we have chosen the tree structure because this structure has a shorter critical path from 
input to output. 
The second cell we want to consider is Hit finder cell. A Hit finder cell is 
shown in Figure 9. This cell compares the binary codes of four words to the instruction 
code and asserts the Hit flag. 
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Pass control circuit is the last part of Priority Resolver. Pass control can be 
instructed to pass all highest priority information from its input ports to its output ports. 
It also has a Enable port as its input port, see Figure 10, and a Hit exist port as an output 
port for the operation of a tree structure. 
········································ 
A ripple structure j 
4 delays 
# 
? 
@' 
:······································································: 
A tree structure j 
2 delays 
: ...................................................................... : 
Figure 8. Comparison of ripple and tree structures for a priority resolver. 
Figure 11 shows the tree of a Pass control circuit. If the instruction is Pass all, 
the Hit inputs will be passed to the Hit outputs directly. If the instruction is Pass one, 
each of these nine cells can only pass one of its Hit to its output. This Hit will be the top 
most one from its four words. From Figure 11, if the first cell and the third cell have no 
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'hit' to be passed to its output and the second and the fourth cells have 'hit' to be passed 
to its output, only the second and the fourth cell will assert its Hit exist port. The ninth 
cell gets the Hit exist from cell one to cell four and passes only the top most one Hit 
from its input port to its outport. This Hit output from the ninth cell will send to the 
sixth cell to enable it. The Hit output of the fifth, seventh and eighth cell will be dis-
abled by the control from the ninth cell. So only the topmost Hit out of the second cell 
can be passed to the Hit output of the eighth cell. 
Four input words 
with each word 2 bits. 
Instruction 
Four bits of Hit output 
Figure 9. I/0 map for the Hit finder cell. 
These three circuits should be put together to become a Priority Resolver. Both 
of Best finder and Pass control have a tree structure. When we want to put the trees 
together, a proper organization can simplify their connection. The way we try to organ-
ize the two trees is to mix them together as a single tree. Figure 12 is the floor plan of the 
priority resolver for the eight words of our test model. 
SUMMARY 
The ability of decoding levels of bit's mismatch during a search operation is the 
unique feature of this CAM. To decompose a circuit into cells helps the designer to 
design, simulate, debug and layout the circuit piece by piece. It reduces the design 
period because the designer can concentrate their effort to each component. The Priority 
Resolver circuit is the most complex circuit among these three circuits because it used 
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tree structure for the comparisons of best and highest priority. 
In the next Chapter, we will present the circuit design in transistor level. All of 
the design in the next Chapter will follow the idea in this Chapter. 
Instruction: 
Pass one/all 
Enable Hit exist 
Hit input Hit output 
Figure 10. I/0 map for the Pass control cell. 
0000 -8-~ ~-------------- -~0~~- --~--~tt 0000 
0110 -8 ~--~- -0-1~:------- -::~~- -~--~tl 0100 
......... B-············· oooo-t:j·~~ ____________ o_o~~- -~-~aoooo 
0011-8-------------- _O_O!Q---~-~a 0000 
Figure 11. The 16 inputs tree structure of the Pass control circuit. 
Hit 
finder 
cell 
Hit 
finder 
cell 
Best 
finder 
cell 
Best 
finder 
cell 
Pass 
control 
cell 
Pass 
control~ 
cell 
Best 
finder 
cell 
Pass 
control 
cell 
Pass 
control 
cell 
Pass 
control 
cell 
Figure 12. Floor plan of the priority resolver for lAM chip. 
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CHAPTER III 
CIRCUITS SCHEMA TIC AND NETLISTS 
In this Chapter we will implement the circuits that were introduced in Chapter II. 
The circuits will be separated into the three parts described in Chapter II. The circuit 
design of each part will be described in detail with its schematic and netlists. Simulation 
results will also be presented in this Chapter. After each part is described, a whole chip 
description will give us a clear image of this chip. This design used Spice Version 3d2 
(LEVEL 2 MOSFET models), Magic Version 6.3, PRESIM Version 5.0 and RSIM Ver-
sion 5.0 simulation and layout tools. 
CAM ARRAY 
In this section, we will present the logic design for these parts. Figure 13 is a typ-
ical CAM cell. The six-transistor memory stores one bit of information. The exclusive 
OR circuit compares the stored information with the search key. The compared result is 
one input to the NOR gate. The CAM cell is assembled into words with their match line 
joined as described in Chapter II. The voltage on the match line is divided to represent 
the number of bits mismatched. By choosing the size of the pull down transistors in the 
NOR gate, the voltage of the match line can be adjusted. We will use the minimum size 
devices ( L=2J.lm, W=3J.lm) for the remaining transistors. 
To determine the pull down transistor size, we have to also consider the pull up 
transistor size. Figure 14 shows the circuit relation between the pull up transistor MO and 
the pull down transistors Ml to M5. When the Search is triggered, current will go 
through the transistor MO from V dd to charge the match line. If any bit is mismatched to 
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the search key, the voltage of the match line will be divided by the ratio of pull up and 
pull down transistors. There are two things we have to do for the circuit. The first thing 
is to control the current dissipation of each word by adjusting the size of MO. The second 
thing to do is to adjust the voltage level on the match line for varying numbers of bits 
mismatched by resizing the pull down transistors M 1 to M5. In this experiment the 
current dissipation for each word was held below 100J.LA by its SPICE simulation and the 
total current dissipation for a 1K words would be less than O.lA. The simulation result 
shows that the current will be limited to less than 87J.tA per word if the size of MO is 
W/L=3/5. 
bit bit 
i-------------RAW------------, 
Six transistor 
I ______ .J 
Exclusive OR 
~ - - - - - - - - - - - - - _I_ - - - - - - - - - - - - - ~ 
r - - - - - - - - - - - - - -~- - - - - - - - - - - - - - , 
I N~~~J-----------~ L-------------
Figure 13. Building block for a typical CAM cell. 
For MO (W/L = 3/5), we sized the pull down transistors from M1 to M4 using 
SPICE simulation. Table II shows the voltage level before and after transistor M5 is 
added. The simulation result shows that we should put a transistor M5 into this circuit. 
Because without M5, the voltage for a one bit mismatch is equal to 3.296 volts which 
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requires a flash inverter with either a long pull down or a wide pull up. If we put the 
transistor M5 into the circuit, the match line voltage for a one bit mismatch is 2.809 
volts. Which means that we can use a flash inverter with nearly minimum size pull up 
and pull down. We want the Mismatch Detector to work quickly with a small size flash 
inverter. To do this we must install the pull down transistor M5. The size of the transis-
tor M5 is W /L=3/25 in this simulation. The size of the transistors M 1 to M4 is 
W/L=3/17. 
r-------------------------------------, r---------, 
I I I 
I I I 
Bit 3 
I I 
Bit 0 
II I Vdd I 
I 1 
I I 
I 
Bit 2 Bit 1 
I I 
I I 
I I 
I I 
I I match line 
1 An lAM word search 
L-------------------------------------
Figure 14. The multivalue logic search circuit for the lAM. 
Figure 15 shows the size of these transistors of a CAM word. The separation of 
the voltage levels is large enough to allow the inverted voltage of a flash AID converter 
to respond. We will find out flash inverters by set its inverted voltage between each vol-
tage levels on a match line when we design the Mismatch Detector circuit. 
After the size of each pull down transistor, Ml to M4, of the CAM are deter-
mined, we can layout a word of the CAM. Figure 16 is the layout of a CAM cell. For 
the 2 micron process, the size of this CAM cell is 50~m in height and 76~m in width. 
The point we are concerned with now is the region of operation of these transis-
tors. For 0, 1, 2, 3 bits of mismatch functions of this lAM, are the transistors Ml to M4 
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in the linear or saturated region? And the more importantly, does the region of operation 
charge for different numbers of mismatch bits? We will investigate these questions by 
the first-order phenomena in MOS transistors [7]. Table III shows the three first order 
regions of operation for a MOS transistor. 
Bit 3 
Vdd-VTN 
TABLE II 
SIMULATION RESULTS OF THE 
VOLTAGE LEVEL ON THE MATCH LINE 
Number 
of 
mismatch 
0 
1 
2 
3 
Bit 2 
match line 
Voltage level 
WithoutM5 With M5 
5.00 volt 4.11 volt 
3.30 volt 2.81 volt 
1.60 volt 1.55 volt 
1.00 volt 1.00 volt 
Bit 1 BitO 
Pull-down 
Pull-up 
Vdd 
Figure 15. Transistor size for a multivalue logic search circuit. 
Analog 
signal 
To 
mismatch 
detector 
For this analysis, there is one pull up pMOS transistor MO and five pull down 
nMOS transistors from Ml to M5 as shows in Figure 15; VM is the match line voltage; 
VrN is the zero-bias threshold voltage of all of the nMOS transistors and Vrp is the zero-
bias threshold voltage of the pMOS transistor. 
Figure 16. Layout of a CAM cell. 
TABLE III 
~ Metal_l 
~ Metal_2 
II PolysUicon 
~~ Diffusion 
11 Metal_l-Metai_2-Contact 
II Diffusion-Metal_l-Contact 
THREE OPERATING REGIONS FOR A GENERIC MOS TRANSISTOR 
1. Cutoff: ( V cs - VrE ) ::; 0, (1) 
iv = 0. 
2. Nonsaturation: ( Vcs- VrE ) ~ Vvs (2) 
' 
iv = K's ( 2(Vcs- VrE )Vvs- Vas). (3) 
3. Saturation: ( Vcs- VrE ) ::; Vvs, (4) 
iv = K'S ( Vcs- VrE ).2 (5) 
The pMOS transistor MO will operated in its saturation region when 
Vcs- VrE ::; Vvs 
which with the proper absolute value replacements gives 
V dd - I Vrp I ::; V dd - V M 
VM ::; I Vrp I 
the nMOS transistors Ml to M4 will operated in their saturation region when 
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(4) 
(6) 
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VGs- VTE =:;; Vos (4) 
in this case V Gs is approximately V dd - VTN because, in Figure 13, the bit or bit voltage 
V dd is reduced by a VTE because of the pass transistor in the exclusive OR gate. Replac-
ing VGs, VTE and Vos we can get 
(V dd - V TN ) - V TN =:;; V M 
VM ~ Vdd- 2Vm (7) 
the diode nMOS transistor M5 will always operation in its saturation region because its 
VGs- VTE =:;; Vos (4) 
its VGs = VM, SO 
VM- Vm < VM 
Because Eq.(6) and (7) are relations for the match line voltage VM, we can find the 
saturation region shown in Figure 17. 
: Both nonsaturation 
I Vrp I ~~- --~~· ~L vdd -2VTN ,. vM 
pMOS MO saturation~ nMOS M1 to M4 saturation 
Figure 17. The saturation region of the transistors in the search circuit. 
We know that I VTP I is always less than V dd - 2VTN because in the MOSIS N14Q 
SPICE model VTP is -0.80 volt and Vm is 0.75 volt. When 
vdd -2VTN ~ vM ~ 1 vTP 1 (8) 
transistors MO to M4 are all operating in their nonsaturation region. From this condition 
we can determine the number of mismatched bits that shifts one or more of the transistors 
into saturation. 
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When MO is in saturation and M1 to M4 are in nonsaturation the number of bits 
mismatched can be evaluated by letting VM = 1 Vrp 1. If we consider the match line 
node, the current from the pull up transistor MO must equal to the total current through 
the m mismatch transistors M 1 to Mm. The total match line current can be calculated 
using Eq.(3) and Eq.(5) 
KpSp ( VGs - I Vrp I )2 = m KivSN1 ( 2(VGs - VrN )VDs - VJs) + KivSN2 ( VGs - VrN )2 
where Sp, SN 1 and SN 2 are the shape factors for MO, M 1 to M4 and M5 respectively. Sub-
stituting for Vcs and Vvs 
KpSp ( v dd - I Vrp I )2 = m KivSN1 ( 2(Vdd- 2VrN )( I Vrp I - Vtp ) + KivSN2 ( vdd- 2VrN )2 (9) 
K; and K/.; are the transconductance of pMOS and nMOS respectively. Vm and Vrp are 
the zero-bias threshold voltages of nMOS and pMOS transistors respectively. Their 
values are in APPENDIX. Equation (9) can be solved for the number of resolvable 
mismatch bits, m=3.57. For the model and this design, m = 3. So MO is working in its 
nonsaturated region. 
When MO is nonsaturated and M 1 to Mm are saturated, the number of bits 
mismatched m is found by letting VM = vdd- 2VrN (See Figure 17). The match line 
currents are calculated by Eq.(3) and (5) as 
KpSp ( 2(VGs- I Vrp I)VDs- VJs) = m KivSN1 ( VGs- VrN )2 + KivSN2 ( VGs- VrN )2 
Replace the Vcs and Vvs by Vdd and ( Vdd- VM ), we get Eq.(10) 
KpSp ( 2(V dd- I Vrp I)( vdd- VM ) - ( v dd- VM )2 ) 
= m K/vSN1 ( V dd - 2VrN )2 + K/vSN2 ( V dd- 2VrN )2 (10) 
The number m is 0.73 after calculate Eq.(lO). This means that the current provided by 
the pull up transistor is not enough to saturate a pull down transistor. Therefore the pull 
up transistors, M 1 to M4, will always operation in their nonsaturation region. This is rea-
sonable because if these nMOS transistors are operation in their saturation region, their 
VDs ~ VGs - VrE 
VDs ~ V dd- 2VrN 
~ 3.5 volt 
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compare the voltage with the one bit mismatch of the simulation result in Table II, we 
will find that when there is one pull down transistor turn ON, the match line voltage is 
2.8 volt. For this transistor, Vas- Vm is 3.5 volt and Vvs is 2.8 volt. Its 
VGs- VrE > VDs (2) 
which agrees with the nonsaturation condition in Table Ill. 
This lAM can determine up to 3 bits of mismatch. And all devices, the pull up 
and pull down transistors MO to M4, are working in their nonsaturation region. 
MISMATCH DETECTOR 
Mismatch Detector circuit decodes the voltage information from each match line 
into a two bit binary code. We use a flash AID converter to identify each voltage level of 
the match line . For zero to three mismatches, there are four voltage levels on the 
match line. If we want to identify them using a flash AID converter, we have to preselect 
the inverter voltage of each flash inverter to be between each of these four levels. Figure 
18 shows the circuit of a flash AID converter. The transistor's sizes shown in the figure 
were determined by SPICE simulation. 
TABLE IV shows the encoding of the most significant bit (MSB) and the least 
significant bit (LSB). From Figure 19, the logic function of the binary code can be seen 
to be 
MSB = Out2 
LSB = Out 1 • Out2 + Out3 
If we translate the expression of LSB for the CMOS pull down circuit by the 
DeMorgan's Laws. The LSB will become 
LSB =Out 1 · Out2 + Out3 
Analog 
match line 
VINvH=4.0Volt 
VJNvM =2.7Volt 
VINvL =1.4Volt 
b-our, 
~3/26 
~Out2 
~3/4 . 
~OUI3 
~6/2 . 
Figure 18. Schematic of a flash A/0 converter. 
TABLE IV 
BINARY CODE FOR THE NUMBER OF MISMATCHED BITS 
- - - -
Number 
of 
bits mismatched 
Totally match 
One bit mismatch 
Two bits mismatch 
Three bits mismatch 
--· ---------------- ---- --- -- --- ------~··------
Output of inverter 
Out1 Out2 0uf3 
0 0 0 
1 0 0 
1 1 0 
1 1 1 
LSB = Out 1 • Out2 + Out3 
= (Out1 · Out2)·0ut3 
= (Out1 + Out2)·0ut3 
Encoded number 1 
MSB LSB 
0 0 
0 1 
1 0 
1 1 
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The combined flash AID converter is shown in Figure 20. Simulation results for 
minimum sized transistors in the LSB and MSB circuits are shown in Figure 21. The DC 
sweep simulation of the match line voltage in Figure 22 shows correct decoding of the 
match line voltage. 
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Figure 23 is the predict multivalue logic binary output levels of match line. Fig-
ures 24-27 show the response of the LSB and MSB circuits to match line at the frequen-
cies 1, 6, 7 and 8 MHz respectively. Comparison with Table V shows that the LSB and 
MSB are correctly digitized at frequencies below 7 MHz. 
0 
0 8 1 
8 8 1 
MSB 
( 8 represents don't -care) 
0 
I 
8 
I 
00 01 11 10 
0 8 0 
8 8 1 
LSB 
Figure 19. Karnaugh maps of LSB and MSB of the mismatch detector. 
Analog 
match line 
r---------------------------------, 
Vdd I Vdd 
Vdd 
Out2 1 
LSB 
MSB 
L---------------------------------
Figure 20. The final circuit for the AID converter. 
Analog 
match line 
(volt) 
5 
4 
3 
2 
1 
2.81v 
VJNVH 
VJNVM 
1.55v VJNVL 
l.OOv 
0~------~----~------~----~ 
0 1 2 3 4 
Number of Bits Mismatched. 
Figure 21. The operating voltage of the CAM array and the mismatch detector. 
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Figure 22. Simulation results of the AID converter. 
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Store 0000 and 
searched by 
16 patterns 
Number of bits 
mismatched 
Voltage on match 
line by each 
number of bits 
mismatched 
1 
1 
1 
1 
r--1 
I I I 
_j i..._j . . . . . . . . . . . . 
r-; 
I 
~--i 
Figure 23. Predict multivalue logic binary output levels of match line. 
Voltage 
volt) 
4·····•··································································· 
3·····•····························••1rf••············41•••••••1t•············ 
2·····•···············•······ .. ···"··· .. ···················.,················ 
0 2e-06 4e-06 
Time (Jlsec) 
6e-06 8e-06 
Figure 24. The match line voltage operation at 1 MHz. 
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Voltage 
(volt) 
Voltage 
(volt) 
28 
41 .... \........................... 4.07v .............................. f ....... . 
3 
1· ....... . 
0 5e-07 le-06 l.Se-06 
Time (Jlsec) 
Figure 25. The match line voltage operation at 6 MHz. 
41 .... \....... .. . . . . ... .. . . . . . . . . . . . . 4.05v ........................... / ....... . 
3 
0 5e-07 le-06 
Time (Jlsec) 
Figure 26. The match line voltage operation at 7 MHz. 
Voltage 
(volt) 
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Time (~sec) 
1e-06 
Figure 27. The match line voltage operation at 8 MHz. 
TABLE V 
MATCH LINE VOLTAGE SIMULATED 
AT FOUR OPERATION FREQUENCIES 
Number Voltage on the match line (volt) 
of 
bits mismatched 1 MHz 6MHz 7MHz 8MHz 
Totally match 4.10 4.07 4.05 4.00 
One bit mismatch 2.81 2.65 2.60 2.54 
Two bits mismatch 1.69 1.48 1.48 1.48 
Three bits mismatch 1.10 1.00 1.00 1.00 
PRIORITY RESOLVER 
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There are three circuit parts in the Priority Resolver as described in Chapter II; 
Hit finder, Best finder and Pass control cells. The Hit finder cell has four 2 bit 
mismatched inputs and an instruction input port. The four 2 bit mismatched inputs are 
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stored in the register of the Hit finder. This pipeline Hit finder register is necessary 
because the CAM Array should be available to be read or write after the mismatched 
results have been passed and stored into the Hit finder of the Priority Resolver. We need 
the CAM Array available for reading and writing when the Central Process Unit (CPU) 
accesses and operates on all these Hit results in Priority Resolver. Figure 28 shows the 
circuit that compares the mismatch result code returned by the Mismatch Detector to a 
user request. 
MSB LSB Load 
LSB 
From 
mismatch 
detector 
MSB 
(Instruction) 
LSB MSB r-------------, 
I Ml ~ M2 
I 
I 
L------------J r-------------, 
_____ J 
L---C cAMceu 
r----------, 
NOR 
.I 
I 
L-----.1.---J 
Figure 28. Circuit schematic for the Hit finder subcell. 
To store the LSB and MSB from the Mismatch Detector, Load is triggered and the 
current values of MSB and LSB are stored in two CAM cells, so that they can be com-
pared to the requested mismatch value. The Hit finder cell is made by combining four of 
these circuits together. Figure 29 is the layout of this cell. 
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The second cell we want to design is the Best finder cell. This cell has four pairs 
of LSB/MSB as its input ports. We want to use a NOR gate as its input gate for the 
working speed of this cell. For a multiple input gate, we want to use NOR gate instead of 
NAND gate because the reaction speed of a NOR gate is faster than that of a NAND gate 
if they are both designed with minimum size transistors. 
~~ ~ .~ ~~ 
~:~. ·~ 
,,, 
Figure 29. Layout of a Hit finder cell. 
~ Metal_l 
~ Metal_l 
II Polysilicon 
~~ Diffusion 
m Metal_l-Metal_l-Contact 
II Diffusion-Metal_l-Contact 
We find that it is easier to find the maximum number than to find the minimum 
number if the NOR gate is used in this circuit. The Best finder cell is designed to find 
the minimum number from all of the input numbers. For the working speed of this cir-
cuit, we design this cell to find the maximum number and give it reversed two bits binary 
32 
input code. When using this cell, we give it reversed two bits binary code as its input and 
get the maximum number from its output. Then reverse this output to get the Best, 
minimum, number. Figure 30 shows the circuit of a Best finder cell. In this circuit 
fiio 
To 
fiil 
11 
m2 
12 
m3 z; 
---+-+-+--~ A 
----t-+-+-H B 
--i--t-+-; c 
--+-t-+-H D 
Out1 = fiio+fiit+fii2+fii3 
Out2 = molo+fiitlt+m2l2+m3l3 
Out3 = 1 o+l1+l2+l3 
MSBbest = Oui1 
LSBBest = Out2·0utrOut3 
Out1 
Out2 
-----f--+--+-+-1 E AB~+~C~D-+-=E:-=F-+G-=H= 
----f~+-; F 
---+-+-+-+-f G 
----f-+-+-~ H 
MSBBest 
LSBBest 
Figure 30. Circuit schematic for a four word Best finder subcell. 
The Pass control cell is the third cell we want to design for the Priority Resolver 
circuit. The function of this cell is to pass its Hit;n to its Hitout by user request to pass one 
or all of them. Figure 31 shows its circuit. Its equation is 
Hitout = Hit;n ·Enable;n 
Enable out =All + Enable;n ·Hit;n 
By putting four of these subcells together, we have the Pass control subcircuit as 
Figure 32. Figure 33 shows its layout. 
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Enable in All 
Vdd 
Hi tin 
0---+-.._---l 
Enable out 
Figure 31. Circuit schematic for 1 bit of the Pass control subcell. 
WHOLE CHIP 
These cells are assembled as three parts, CAM Array, Mismatch Detector and 
Priority Resolver for a prototype of eight words. Using the 40PC22X22 Standard Frame 
from MOSIS. The chip is a 2 micron SCN (N-well) TinyChip and the pad set was 
designed with the MOSIS scalable CMOS design rules (Rev 6) at a lambda of 1.0 
micron. Figure 34 is the pads arrangement of this chip. 
The usage of these IO ports is arranged as Table VI. Four analog pads are used 
for the match line of the first four words because the voltage on the match line will be 
measured during testing. The IO pad will be a digital input pad when its IO control is to 
be set on '0' or it will be a digital output pad when their IO control is to be set on '1 '. 
Two of these pads are the control pads which control a group of pads to become the input 
or output pads. PIN 4 is to control the IO of Pin 6 to 9 and PIN 11 to 14. These pads will 
be controlled as input pads when we write into the CAM Array through bit and bit. 
Hit;no 
Hitin 1 
Hitin2 
Hitin3 
Enablein All 
HitoutO 
L....-4-f)('l I I ' !lao Hifout 1 
Hitout2 ~ 
~Hifout3 
Enable out 
Figure 32. Circuit schematic for 4 bits of the Pass control cell. 
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These pads will be controlled as output pads when the Hitout of the Priority 
Resolver is tested. PIN 34 is to control PIN 1 to 3 and PIN 36 to 40. They will be con-
trolled as output pads for the test of the Mismatch Detector and as input pads for the test 
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of the Priority Resolver. PIN 24 and 26 have no connection. The way to operate the 
lAM by using these pads will be described as follow. 
The first step is to set the control PIN 4 and 34 to enable two groups of control 
pads for CAM Array and Mismatch Detector only. Then we can input data using bit and 
bit of the CAM Array and load it to any word. After the data is loaded, we can search by 
triggering the search , PIN 32, and with the search key on bits and bits. 
~ Metal_l 
~ Metal_l 
• Polysilicon • Diffusion 
5! Metal_l-Metal_l-Contact 
• Diffusion-Metal _1-Contact 
Figure 33. Layout of the Pass control cell. 
+ 
A-1 
2-8 
2-26 
CAM MISMATCH 
DETECTOR 
PRIORITY 
RESOLVER 
Figure 34. Floor plan of the lAM chip. 
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+ 
2-25 
2-17 
Match line voltages can be measured from the four analog pads and the binary 
code of the mismatched number can be checked from the outputs of l and m, PIN 1 to 3 
and PIN 36 to 40, of the Mismatch Detector. Now we can stop the search and switch the 
pads Pin 6 to 9 and PIN 11 to 14 into output pads to display the searched result of these 
eight words in the CAM array that are transferred and stored in Hit finder circuit of 
Priority Resolver. We will not switch the pads, PIN 1 to 3 and PIN 36 to 40, into input 
pads because we want to use the stored search result instead of using a direct input to the 
test pattern of 1 and m for the first four words to test the Priority Resolver directly. Now 
we can input any instruction code we want into pads PIN27, 28, 29 and 31 to test the 
function of Priority Resolver. 
The hit results of these words can be checked at the pads Pin 6 to 9 and PIN 11 to 
14. The Priority Resolver can also be tested independently by setting test codes on the 
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pads PIN27, 28, 29 and 31 when these pads, PIN 1 to PIN 3 and PIN 36 to PIN 40, are set 
up as input pads. The function of the Pass control circuit of the Priority Resolver can be 
checked by trigger pad PIN 33. Figure 35 is the picture of the whole chip. 
SUMMARY 
In this Chapter, the whole chip is designed at the transistor level. Most of these 
circuits are designed as simple cells by following the specification of Chapter II. CAM 
Array, Mismatch Detector and Priority Resolver are three main circuits of this chip. Lay-
out of the whole chip makes these three main circuits to be tested by joining them 
together or by independently. This chip is fabricated by MOSIS with 211 N-well technol-
ogy. 
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TABLE VI 
l/0 PORT ARRANGEMENT OF THE lAM CHIP 
PIN PADID CAM Mismatch Prionty Pads 10 
Array Detector Resolver Switch 
16 Analog 1 matcho 
17 Analog 2 match1 
18 Analog 3 match2 
19 Analog 4 match3 
14 ioP _2-0 bito HitoutO 
13 ioP _2-1 bito Hitout 1 
12 ioP _2-2 bitt Hitout2 
11 ioP _2-3 bit 1 Hitout3 
9 ioP _2-4 bit2 Hitout4 
8 ioP _2-5 bit2 Hitout5 
7 ioP _2-6 bit3 Hitout6 
6 ioP _2-7 bit3 Hitout7 
24 ioP _2-8 
23 ioP _2-9 loado 
22 ioP _2-10 load1 
21 ioP _2-11 load2 
20 ioP _2-12 load3 
36 ioP _2-17 mout3 min3 
37 ioP _2-18 lout3 lin3 
38 ioP _2-19 mout2 min2 
39 ioP _2-20 lout2 lin2 
40 ioP _2-21 moutl mini 
1 ioP _2-22 loutl lin 1 
2 ioP _2-23 moutO minD 
3 ioP _2-24 loutO linO 
4 ioP _2-25 ioP 2-0 to 2-7 
26 ioP 2-26 
27 ioP _2-27 l 
28 ioP _2-28 I 
29 ioP _2-29 iii 
31 ioP _2-30 m 
32 ioP 2-31 search 
33 ioP _2-32 All 
34 ioP _2-33 ioP 2-17 to 2-24 
10 VddP Gnd 
30 GndP Vdd 
39 
Figure 35. Photomicrograph. 
CHAPTER IV 
EXPERIMENT RESULTS 
In this Chapter, we will describe the method use to test this chip. A test circuit 
has been designed and installed. The test will focus on the following points: the 
match line voltage, the invert voltage of the Mismatch Detector, the successful function-
ing of the CAM Array and Mismatch Detector, the function of the Priority Resolver and 
the working speed of this chip. 
TEST CIRCUIT 
A test circuit has been designed. A counter has been used in this test circuit for 
the speed test. This counter acts the input of the search key to the CAM. By adjusting 
the speed of this counter and measuring the output results, the working speed of this chip 
can be determined. The circuits for the test circuit are shown in Figure 36. This circuit 
also has three switch arrays to control its input, two LED arrays to display its output and 
four outputs from the analog pads. The data or the search key are input from the first 
switch array. This is input to the counter (74191), the inverter (7404) and the buffer 
(7 4245) to the CAM Array of the device under test. When we want to input specific data 
into the CAM Array, we stop the clock and load the counter with an input pattern. This 
way, each word of the device under test can be stored with a unique pattern array. We 
can then input a search key for a static test. If we want to test the speed, just enable the 
clock after the search key is input. The inverter generates the bit for the CAM array. 
Bypass capacitors were added to stablize the local power. Some ICs also have a local 
capacitor. We also can check the input of the switch array using the LED display. 
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Figure 36. Block diagram of the lAM test circuit. 
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The second switch array is designed for the input of control codes and instruction 
codes. There are eight control codes and four instruction codes. These control codes are: 
four Load for the first four words in the CAM Array, the Search for the Mismatch Detec-
tor, the All for the Pass all of the Priority Resolver and two I/0 controls to control two 
groups of pads as an input or an output pads. The inverter generates the LSB and MSB of 
the instruction code. The third input switch array sets the patterns of mismatched 
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number for testing the Priority Resolver. These input patterns can be displayed from the 
LED array. Figure 37 is the photograph of the lAM test circuit. 
Figure 37. Photograph of the lAM test circuit. 
To test this circuit, we input words into the CAM array by enabling input 
switches displayed on the LED array. Then we turned on the Search switch to enable a 
search. The voltage on the first four match lines can be measured at the analog pads. 
After the voltage on these match line is measured, we measure the invert voltage of the 
Mismatch Detector. For this measurement, a 'high' is given to the Search to turn off the 
pull up transistor on all match lines. We then store the search key into each word to force 
an exact match. An exact match cuts off the pull down transistors of each word on a 
match line. After these pull up and pull down transistors have been turned off, we put 
voltage on these match lines and check the second LED array to find out the invert vol-
tage of the Mismatch Detector. 
The way to display the mismatched result on the LED array is to turn off all the 
switches of the third switch array. If the output from the CAM chip is 'high', the LED 
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turns on. If the output is 'low', the LED will turn off. By checking the LED array, we 
can determine the invert voltage of the Mismatch Detector. After we obtain the match 
line voltage and the invert voltage, we can predict the match ability of the CAM Array 
and the Mismatch Detector. The Priority Resolver is easy to test because it is a digital 
logic circuit. By setting a test pattern of the mismatched number using the third switch 
array and put the instruction pattern of the mismatched number to the second switch 
array, the result of hit word will seen from the second LED array. To switch the All con-
trol code, we can observe the output modes of Priority Resolver for the commands 
Pass all and Pass one. 
MATCH LINE VOLTAGE 
The first four words have their match lines connected to the analog pads. We will 
test the voltages of these four words by storing a fixed pattern in these words and measur-
ing the voltage on the match line by input various search key. A fixed pattern '0000' or 
'1111' is stored in each word and the match line voltage is measured for every possible 
search key pattern. Table VII reports the result of this test. We next compare these vol-
tages to the invert voltage of the Mismatch Detector to see if they can work together. 
INVERT VOLTAGE OF THE MISMATCH DETECTOR 
There are three inverters in the mismatch detector as described in Chapter III. 
This test is going to detennine the invert voltage for each of these three inverters. Only 
the first four words in this CAM can be tested for this test because they are the only four 
words which have their match line connected to analog pads. The way to do this test is 
to store a word pattern in the four words and to match them by the same word pattern. 
This is an 'exact match', i.e. no pull downs on. We also input zero volt to the Search 
(Global in the CAM). This turns the pull up transistor off, so that the match lines voltage 
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cannot be set by the circuit but is controlled by the analog pad it connected to. An adju-
stable voltage is now put on the match line of a word and the voltage is increasing from 
zero to five volts. The output, number of bits mismatched for this word, will vary from 
three or more bits of mismatch to the exact match. We record the voltage between each 
two states as its invert voltage listed in Table VIII. Figure 38 shows the experimental 
result of the match line voltage and the invert voltage of the mismatch detector. 
5 -; Exact Match 
4.00 to 4.03v 
4 • >: . l 
Analog 3 
match line 
(volt) 
2 2 bits mismatch 
1 
3 bits mismatch 
3.05 to 3.16v 
1.47 to 1.59v 
3.77v 
3.70v 
2.60v 
2.59v 
1.29v 
1.26v 
o~--~----~--~~--~--------~ 
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Number of Bits mismatched. 
Figure 38. Experimental result of the match line and invert voltage. 
Comparing the match line voltage of the CAM Array and the invert voltage of the 
Mismatch Detector in Figure 38, we can see that these two parts can work together. 
Table IX shows the tolerance between each working range of the match line voltage and 
the invert voltage. 
Key Word1 
0000 0.59 
0001 0.82 
0010 0.82 
0011 1.46 
0100 0.84 
0101 1.48 
0110 1.46 
0111 3.05 
1000 0.82 
1001 1.49 
1010 1.47 
1011 3.06 
1100 1.48 
1101 3.09 
1110 3.05 
1111 4.00 
TABLE VII 
EXPERIMENTAL RESULTS OF THE MATCH 
LINE VOLTAGE FOR 16 SEARCH KEYS 
Store 1111 before match Store 0000 before match 
Word2 Word3 Word4 Word1 Word2 Word3 
0.59 0.59 0.59 4.03 4.03 4.03 
0.82 0.84 0.83 3.17 3.16 3.16 
0.82 0.82 0.83 3.12 3.09 3.09 
1.49 1.47 1.48 1.58 1.59 1.59 
0.84 0.82 0.83 3.07 3.07 3.08 
1.49 1.48 1.48 1.56 1.54 1.53 
1.47 1.47 1.47 1.54 1.48 1.51 
3.05 3.05 3.04 0.87 0.87 0.87 
0.83 0.83 0.83 3.11 3.12 3.11 
1.49 1.49 1.49 1.53 1.54 1.54 
1.47 1.48 1.46 1.54 1.57 1.55 
3.07 3.08 3.08 0.87 0.87 0.87 
1.49 1.49 1.48 1.47 1.49 1.49 
3.09 3.09 3.09 0.85 0.85 0.85 
3.06 3.06 3.06 0.84 0.84 0.84 
4.00 4.00 4.00 0.60 0.60 0.60 
FUNCTION OF THE PRIORITY RESOLVER 
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Word4 
4.03 
3.14 
3.09 
1.60 
3.08 
1.53 
1.52 
0.87 
3.12 
1.55 
1.56 
0.87 
1.49 
0.85 
0.84 
0.60 
The input of the priority resolver is two bits of decoded data from each word from 
Mismatch Detector representing zero, one, two or three bits of mismatch. The Priority 
Resolver finds the best match from all these words using the Best finder circuit. If we 
want to find the best matched word/words from the CAM, we just feedback the best 
matched two bit code from the Best finder circuit to the Hit finder circuit of the Priority 
Resolver to find all of words with this number of mismatched bits. We can also find the 
word/words with a specific number of mismatch by using the Priority Resolver instruc-
tion set. After the matched words are found, Priority Resolver is instructed to pass all of 
i 
I 
these words or just the one (from top to bottom) to its output. 
TABLE VITI 
EXPERIMENTAL RESULTS OF THE INVERT 
VOLTAGE OF THE MISMATCH DETECTOR 
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1 Invert voltage between 3 and 2 mismatch 2 and 1 mismatch 1 and 0 mismatch 
Word 1 
Word2 
Word3 
Word4 
1.29v 2.59v 
1.26v 2.60v 
1.29v 2.59v 
1.28v 2.57v 
TABLE IX 
EXPERIMENTALRESULTSOFTHE 
NOISE MARGIN OF THE FLASH AID 
Exact match 
Tolerance 
Invert voltage between 0 and 1 mismatch 
Tolerance 
One bit mismatch 
Tolerance 
Invert voltage between 1 and 2 mismatch 
Tolerance 
Two bits mismatch 
Tolerance 
Invert voltage between 2 and 3 mismatch 
Tolerance 
Three bits mismatch 
3.72v 
3.77v 
3.74v 
3.70v 
4.00 to 4.03 volt 
0.23v 
3.70 to 3.77 volt 
0.54v 
3.05 to 3.16 volt 
0.45v 
2.57 to 2.60 volt 
0.98v 
1.47 to 1.59 volt 
0.18v 
1.26 to 1.29 volt 
0.39v 
0.59 to 0.87 volt 
The testing method for the Hit finder begins by generating all possible search 
results. And by checking these against Hit results, we can determine that this circuit 
works normally. Table X shows the test result. The test result shows the Hit finder cir-
cuit of the Priority Resolver is working as we predict. Also the function of the Hit finder 
circuit is seen to be normal. 
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TABLE X 
EXPERIMENTAL RESULTS OF THE HIT FINDER CIRCUIT 
Input number The requested number from instruction 
Word Input 00 01 10 11 
0 00 Hit 
1 01 Hit 
2 10 Hit 
3 11 Hit 
0 01 Hit 
1 10 Hit 
2 11 Hit 
3 00 Hit 
0 10 Hit 
1 11 Hit 
2 00 Hit 
3 01 Hit 
0 11 Hit 
1 00 Hit 
2 01 Hit 
3 10 Hit 
The Pass control circuit is the next circuit to be tested. By arranging the input 
nmnber of mismatched bits, all of the possible Hit patterns of these four words can be 
generated. To control the All switch, we will see that only the first word to be hit will 
show up when the Pass one is chosen. Table XI shows the Pass contra/ circuit works 
normally. 
SPEED 
The speed test is focused on the voltage on the match line because of the charge 
and discharge time of the match line signal. We store '0000' in CAM and use the 
counter to input the search key. This periodic search key makes the voltage on the match 
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line sequence through 0 to 3 bits of mismatch. By measuring the voltage on the oscillo-
scope, we can see if the match line voltage falls within the invert voltage of the 
Mismatch Detector. Figure 39 shows four voltage levels on the match line. Each of 
these level from top to bottom, represent the match line voltage of 0, 1, 2, and 3 bits of 
mismatch. Figure 40 is the output of the MSB and LSB from the Mismatch Detector 
versus to the match line voltage. Figure 41 is the waveform of the match line voltage, 
MSB and LSB from simulation. The experimental values of the match line voltage, 
MSB and LSB of Figure 39 and 40 compare favorably to the simulation. Figure 42 and 
43 shows the match line, MSB and LSB voltages with a 2 MHz search pattern. Figure 44 
shows the result at 3 MHz. The LSB and MSB work correctly, the Mismatch Detector is 
decoding the number of bits mismatched from the match line. However, the match line 
voltage is ugly. The capacitance of the analog pad and probe load the match line voltage 
and limits the performance. These capacitors combined with the match line pull up 
pMOS transistor form a low pass filter. Because the small size pull up transistor is a 
large resister (a typical MOS transistor is on the order of 20 kn), even a small capaci-
tance litnits high frequency performance since the time to charge the match line will 
increased. Normally the match line is internal to the circuit which is not connected to 
pad. Without the capacitance of analog pad and probe, the match line is simulated to run 
in excess at 6 MHz. 
A voltage follower (NTE 924M) is added on one of these four match lines. It 
makes the shape of the match line voltage looks better but the pad capacitance still limits 
performance. 
A simulation result, see Figure 45, shows that a 7pF connected to the match line 
as the totally capacitance of the pad, wire and probe, makes the match line voltage as 
ugly as we see in Figure 44. This result is consistent with the parallel capacitors of the 
probe, cable and pad. 
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TABLE XI 
EXPERIMENTAL RESULTS OF THE PASS CONTROL CIRCUIT 
Number of mismatched bits Pass all Pass one 
Word Request Hit Hit 
0 1 2 3 number 0 1 2 3 0 1 2 3 
0 0 0 0 0 1 1 1 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 0 0 0 
0 0 0 1 0 1 1 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 1 0 0 0 1 
0 0 1 0 0 1 1 0 1 1 0 0 0 
0 0 1 0 1 0 0 ] 0 0 0 1 0 
0 0 1 1 0 1 1 0 0 1 0 0 0 
0 0 1 1 1 0 0 1 1 0 0 1 0 
0 1 0 0 0 1 0 1 1 1 0 0 0 
0 1 0 0 1 0 1 0 0 0 1 0 0 
0 1 0 1 0 1 0 1 0 1 0 0 0 
0 1 0 1 1 0 1 0 1 0 1 0 0 
0 1 1 0 0 1 0 0 1 1 0 0 0 
0 1 1 0 1 0 1 1 0 0 1 0 0 
0 1 1 1 0 1 0 0 0 1 0 0 0 
0 1 1 1 1 0 1 1 1 -o 1 0 0 
1 0 0 0 0 0 1 1 1 0 1 0 0 
1 0 0 0 1 1 0 0 0 1 0 0 0 
1 0 0 1 0 0 1 1 0 0 1 0 0 
1 0 0 1 1 1 0 0 1 1 0 0 0 
1 0 1 0 0 0 1 0 1 0 1 0 0 
1 0 1 0 1 1 0 1 0 1 0 0 0 
1 0 1 1 0 0 1 0 0 0 1 0 0 
1 0 1 1 1 1 0 1 1 1 0 0 0 
1 1 0 0 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 0 0 
1 1 0 1 0 0 0 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 1 1 0 0 0 
1 1 1 0 0 0 0 0 1 0 0 0 1 
1 1 1 0 1 1 1 1 0 1 0 0 0 
1 1 1 1 0 0 0 0 0 0 0 0 0 
1 1 1 1 1 1 1 1 1 1 0 0 0 
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Figure 39. Measured Voltage level on the match line. 
Figure 40. Measured Voltage level of MSB(Top) and LSB(Bottom). 
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Figure 41. Predict multivalue logic binary output levels of match line. 
Figure 42. Measured voltage on a match line operating at 2 MHz. 
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Figure 43. Measured voltage of MSB(Top) and LSB(Bottom) operating at 2 MHz. 
Figure 44. Measured voltage on a match line, MSB and LSB (Top-Down) at 3 MHz. 
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Figure 45. The match line voltage simulated at 3 MHz and connecting 7pF. 
CURRENT 
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Experimental results show the totally current dissipation of this CAM, pads not 
included, is 965~. The current dissipation of each word is 87 .07jlA in average by simu-
lation in Chapter III. There are eight words in this chip. Totally current dissipation will 
be 696.56j.!A by simulation. The analog to digital converter dissipates most of current in 
this AM circuit because it discharges the match line when doing a search command. 
SUMMARY 
The test result in this Chapter shows that the Mismatch Detector can work 
together with the CAM Array. The voltage tolerance between the match line voltage and 
the invert voltage of the Mismatch Detector is enough to function at 3 MHz. The voltage 
tolerance is 0.18 volt between the two bits mismatch and the invert voltage between 2 
and 3 bits mismatch. The Mismatch Detector can easily work within this tolerance. If we 
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properly arrange the the voltage level on the match line, more than three bits could be 
identified. More than three bits to be identified may be useful when we communicate by 
the Golay code as described in Chapter I. 
The working speed of this chip is 6 MHz in simulation. The picture shows it 
works on 3 MHz normally even under the influence of the capacitance of pad and probe. 
The capacitance on the connection wire of the board, the analog pad and the test probe 
greatly reduce the speed of the charge and discharge of the mismatch line since it is a low 
pass filter. This chip could be designed to work faster than it is now by reduce the vol-
tage level on the match line. The voltage on the match line is now between 0.59 volt 
(three bits mismatch) and 4.03 volt (exact match). The charge and discharge of the 
match line is between these two voltages. If we adjust this voltage difference to 1.5 volt, 
the charge time could be reduced. Which means that the exact match will be 4 volts and 
the three bits mismatch will be 2.5 volts. So the one bit mismatch will be 3.5 volt and the 
two bits mismatch will be 3 volt. There is 0.5 volt between them. If the invert voltage is 
set between them, the tolerance will be 0.25 volt. From the experimental results, the 
tolerance can be 0.18 volt. So this arrangement should work and is a way to improve its 
working speed from design. 
One of the three parts, Best finder, of the priority resolver has no connection to 
pads. This does not influence the test of the other two parts because the Best finder 
manages its own 1/0. 
CHAPTER V 
CONCLUSION AND FUTURE WORK 
A new CAM is developed in this thesis. This CAM is capable of the word/bit 
parallel search instead of the word parallel/bit serial search by a regular CAM. This 
CAM can also identify the words with one, two or three bits mismatch to the search key. 
It can also find the words which are best matched to the search key. This function is good 
for database retrieval, communications and error correction circuitry. The ability to find 
similar words to the search key makes this CAM useful for sorting, set operations and 
speech recognition. The inexact CAM works without a masking loop because this CAM 
is a mixed signal circuit capable at word/bit parallel search instead of the word 
parallel/bit serial search by a regular CAM. Similar words, identified by the search key, 
can be treated as the data or as a tag for a group of data. The error-correction code is an 
example of treating the similar words as data. 
The function of word/bit parallel searching is made possible by using the mixed 
analog/digital design. The information of the number of bits mismatched is passed out 
on one wire for each word as an analog voltage. The voltage on this wire encodes the 
number of bits mismatched. This design helps to reduce the number of wires into one 
because the digital information of many wires is replaced by the analog signal on one 
wire. The saved area can be used for putting more words in the chip. The analog signal 
is converted to a digital signal by AID converter and then compared to the search key. A 
Best finder circuit identifies the least number of bits mismatched. If we use this number 
as the search key, we can get all of the best matched words. A specific number can also 
be used as a search key to find out the words which have a specific number of bits 
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mismatched to the search key. The number of words found could be more than one. 
These words would likely have different contents because the same number of bits 
mismatched to the search key does not mean they have the same contents. A 
Pass control circuit helps to pass one or all of the hit information for these words. If we 
use the Pass control circuit to pass the hit information one by one, we can reset the tag of 
each word to make this circuit pass the next one. 
Chapter II and Chapter III described the design of this CAM. There are three 
parts in this CAM. The CAM array is the first part of this CAM. The analog to digital 
converter is the second part of the CAM. There are eight analog to digital converters in 
the CAM, one for each word. The Priority resolver is the last part of the CAM circuit. It 
contains the Hit finder, the Best finder and the Pass control circuits. All of these circuits 
are simulated and assembled to become the inexact CAM. 
A test circuit was prepared for testing the chip. The test result in Chapter VI 
shows the function of this chip is correct. The working speed of this CAM is 6 MHz in 
simulation. It is 3 MHz in experiment result. The capacitance of the analog pad and the 
test probe reduced the speed because the size of the pull up transistor of the match line is 
very small (3/5). 
The number of bits mismatched is limited because the voltage range on the match 
line is 0 to 5 volt. The voltage level is limited to this range since we wanted to have a 
reasonable tolerance between each voltage level. Besides, the size of the pull up transis-
tor of the match line is controlled to limit the power dissipation. This transistor will 
saturate if too many pull down transistor are ON at the same time in a word. The pull 
down transistor is working when the bit it is connected to is mismatched to the bit of the 
search key. So the number of bits mismatched is limited by the saturation of the pull up 
transistor. 
This CAM is limited to its number of bits mismatched by the voltage controlled 
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design. If we design a CAM with a current controlled design [8], the current range may 
detect larger values of mismatched bits than the voltage controlled one. 
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APPENDIX 
MOSIS N14Q SPICE MODEL 
N14Q SPICE LEVEL 2 PARAMETERS 
.MODEL CMOSN NMOS LEVEL=2 LD=0.250000U TOX=401.000008E-10 
+ NSUB=6.403604E+15 VT0=0.74514 KP=4.771000E-05 GAMMA=0.5354 
+ PHI=0.6 U0=554.714 UEXP=0.125874 UCRIT=58894.7 
+ DELTA=0.393586 VMAX=58871.8 XJ=0.250000U LAMBDA=3.428428E-02 
+ NFS=5.835836E+12 NEFF=1 NSS=l.OOOOOOE+10 TPG=l.OOOOOO 
+ RSH=30.800000 CGD0=3.229249E-10 CGS0=3.229249E-10 CGB0=4.560243E-10 
+ CJ=l.115100E-04 MJ=0.707810 CJSW=5.257200E-10 MJSW=0.256976 PB=0.8000 
00 
* W eff = W drawn - Delta_ W 
*The suggested Delta_ W is -0.68 urn 
.MODEL CMOSP PMOS LEVEL=2 LD=0.234471U TOX=401.000008E-10 
+ NSUB=6.390800E+ 15 VT0=-0.799827 KP=2.368000E-05 GAMMA=0.5349 
+ PHI=0.6 U0=275.495 UEXP=0.250488 UCRIT=19070.8 
+ DELTA= 1.59261 VMAX=35135 .1 XJ=0.250000U LAMBDA=5 .599540E-02 
+ NFS=3.235210E+ 11 NEFF=1.001 NSS=l.OOOOOOE+ 10 TPG=-1.000000 
+ RSH=96.240000 CGD0=3.028661E-10 CGS0=3.028661E-10 CGB0=3.836660E-10 
+ CJ=2.510500E-04 MJ=0.545355 CJSW=3.047600E-10 MJSW=0.327927 PB=0.8000 
00 
* W eff = W drawn - Delta_ W 
* The suggested Delta_ W is -0.23 urn 
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Model Parameters Units 
LD lateral diffusion (length) meter 
TOX oxide thickness meter 
NSUB substrate doping density l/cm 3 
VTO zero-bias threshold voltage volt 
KP transconductance amp/volt2 
GAMMA bulk threshold parameter volt05 
PHI surface potential volt 
uo surface mobility em 2 I volt sec 
UEXP mobility degradation exponent 
UCRIT mobility degradation critical field volt/em 
DELTA width effect on threshold 
VMAX maximum drift velocity meter/sec 
XJ metallurgical junction depth meter 
LAMBDA channel-length modulation vozt-l 
NFS fast surface state density l/cm 2 
NEFF channel charge coefficient 
NSS surface state density l/cm 2 
TPG gate material type: 
+ 1= opposite of substrate 
-1= same as substrate 
0 =aluminum 
RSH drain, source diffusion sheet resistance ohm/square 
CGDO gate-drain overlap capacitance/channel with farad/meter 
CGSO gate-source overlap capacitance/channel with farad/meter 
CGBO gate-bulk overlap capacitance/channel with farad/meter 
CJ bulk p-n zero-bias bottom capacitance/area faradmeter 2 
MJ bulk p-n bottom grading coefficient 
CJSW bulk p-n zero-bias perimeter capacitance/length farad/meter 
MJSW bulk p-n sidewall grading coefficient 
PB bulk ohmic resistance ohm 
